In this paper we present an LDO based on an error amplifier. The designed error amplifier has a gain of 89.93dB at low frequencies. This amplifier's Bandwidth is 50.8MHz and its phase margin is 59.2˚.
I . I n t r o duc tio n These days power management is an important consideration in portable electronic devices such as cellular phones, hand-held computers, and particularly implanted wireless biomedical chips.
The purpose of power management is to reduce power consumption and increase the battery life. Low-dropout(LDO) regulators are widely used alone in many integrated power management circuits but are also used as post regulators of switching converters, as they can provide wideband regulated low noise supply voltage for noise-sensitive analog and RF loads. Traditional linear LDO regulators usually consist of a two-stage error amplifier, a power output stage and a negative feedback loop. The error amplifier detects the error between the reference and the output voltage. There are several performance metrics to be fulfilled when designing an LDO, such as closed-loop stability for a wide range of loads, static regulation in front of input voltage and load variations, and fast rejection of steep transient load variations [1, 2] . (38) Journal of IKEEE.Vol.18,No.1,037∼044,March 2014 Operational amplifiers (OP-AMPS) have become one of the core components in analog and mixed signal (AMS) design. The proposed error amplifier here is a two stage high speed CMOS op-amp. The design procedure involves designing the bias circuit, the differential input pair, and gain stage [3] . As we mentioned the error amplifier detects the error between the reference and the output voltage. The reference voltage is produced by a Bandgap Reference(BGR). Precision BGRs are critical building blocks for a variety of analog and mixed signal electronic devices such as data converters, PWM controllers, oscillators, operational amplifiers, linear regulators and PLLs. Undoubtedly the reference voltage accuracy plays a significant part in determining the performance of all subsequent circuits, which depend on an accurate and stable reference [4, 5] . All these parts gathered together and make an LDO. Conventional LDOs just give an output which's variation with temperature is low. Unfortunately most of the designed LDO's can't provide all of the LDO performance metrics together and each of them has a low performance in one aspect. And also their load current variation is in small range and they can't suffer high load currents. In this paper we propose an LDO with high stability for line, load and temperature variations. The load current has been increased comparing other papers and also this LDO can provide several needed voltages at the output. In section II of this paper we present the proposed BGR. Section III describes the proposed error amplifier and its characteristics. Then in section IV we will see the structure of LDO. Finally the simulation results will be shown in section V.
II . B a n dg ap R ef er e n c e
To generate a stable voltage against process and temperature variations, a BGR circuit is adopted. BGR circuit was first proposed by Widlar [6] and was further developed by Brokaw [7] , that are most commonly used for all analog circuits for providing reference voltages. We will use it in our LDO [1, 8] . The conventional BGR structure is shown in Fig.1 . which is composed of CMOS opamp, BJTs and resistors.
The relation between the diode current and VBE voltage can expressed as: The op-amp design at schematic level is mainly divided into three main parts, the biasing circuit, the input differential pair and gain stage. In this paper we propose a two stage op-amp with the bias circuit and a load capacitor CL as shown in Fig.3 .
[3]. These results shows this error amplifier can be used in LDO and it will have proper performance.
Line regulation and load regulation of proposed LDO are shown in Fig.6 . and Fig.7 . respectively.
As we can see in Fig.6 . the line regulation for this LDO is 1.937 mV (for 4.7 < VDD < 5.7). In Fig.9 . we can see the 8 different outputs of the LDO. These outputs are stable for temperature variations and line and load regulations as 3.3V output node does. These 8 voltages can be obtained using a resistor ladder, transmission gates and 3×8 decoder. Settling time of circuit is 141µs and FOM is 0.33nS.
Table4 presents performance summary. We should emphasize again that load current of this LDO can be even more than 200mA. It has high PSRR and low power consumption. Also it is stable for line, load and temperature variations in high performance. 
